PDC4S:\Coding\GATE 2021 RavindraBabu Ravula\Digital Logic Design\5.Sequential Circuits

Up one directory...
NameSizeDate Modified
1.Introduction to sequential circuits.m4v39,514 KB12/12/2021 1:36 AM
10.example on flipflop.mp478,045 KB12/12/2021 1:36 AM
11.example on flipflop 2.mp458,185 KB12/12/2021 1:36 AM
12.introduction to flipflop inter conversion.mp4121,739 KB12/12/2021 1:36 AM
13.inter conversion of flipflops example.mp454,753 KB12/12/2021 1:36 AM
14.inter conversion of flipflops example 2.mp444,844 KB12/12/2021 1:36 AM
15.inter conversion of flipflops example 3.mp466,329 KB12/12/2021 1:36 AM
16.inter conversion of flipflops example 4.mp417,794 KB12/12/2021 1:36 AM
17.inter conversion of flipflops example 5.mp412,233 KB12/12/2021 1:36 AM
18.introduction to counters.mp441,791 KB12/12/2021 1:36 AM
19.asynchronous and synchronous counters.mp458,880 KB12/12/2021 1:36 AM
2.latch and flipflop.m4v77,866 KB12/12/2021 1:36 AM
20.shift counters.mp456,532 KB12/12/2021 1:36 AM
21.mod 2 ring counters.mp434,649 KB12/12/2021 1:36 AM
22.mod 4 Johnson counter.mp427,762 KB12/12/2021 1:36 AM
23.mod 6 Johnson counter.mp434,952 KB12/12/2021 1:36 AM
24.MoD 3 ring counters.mp484,436 KB12/12/2021 1:36 AM
25.mod 4 gray counter using T FF.mp4114,797 KB12/12/2021 1:36 AM
26.mod 4 gray counter using D FF.mp433,127 KB12/12/2021 1:36 AM
27.mod 4 gray counter using 1 D and 1 T flipflop.mp424,038 KB12/12/2021 1:36 AM
28.counter using two different FFs.mp4102,131 KB12/12/2021 1:36 AM
29.Deriving the clock frequency.mp435,656 KB12/12/2021 1:36 AM
3.SR flipflop.m4v224,965 KB12/12/2021 1:36 AM
30.self starting and free running.mp477,370 KB12/12/2021 1:36 AM
31.example on selfstarting and free running counters.mp433,393 KB12/12/2021 1:36 AM
32.counter using 3 different FFs.mp479,163 KB12/12/2021 1:36 AM
33.example on combinational circuits and FFs.mp449,794 KB12/12/2021 1:36 AM
34.introduction to asynchronous counters.mp423,464 KB12/12/2021 1:36 AM
35.Mod 8 up counter.mp4157,040 KB12/12/2021 1:36 AM
36.Mod 4 up Counter.mp426,372 KB12/12/2021 1:36 AM
37.mod 4 down counter.mp412,694 KB12/12/2021 1:36 AM
38.Mod 8 random counter.mp441,206 KB12/12/2021 1:36 AM
39.model on analysis counting States and sequence generations.mp475,420 KB12/12/2021 1:36 AM
4.clocked flipflops.m4v68,268 KB12/12/2021 1:36 AM
40.Applications of Flip flops.mp413,134 KB12/12/2021 1:36 AM
41.3 bit shift right register.mp453,032 KB12/12/2021 1:36 AM
42.Example 1 on shift right register.mp435,220 KB12/12/2021 1:36 AM
43.Example 2 on shift right register.mp423,999 KB12/12/2021 1:36 AM
44.Binary to gray convertor.mp434,951 KB12/12/2021 1:36 AM
45.Finding 2s complement.mp468,622 KB12/12/2021 1:36 AM
46.Gate 2001 on counting Sequence.mp431,351 KB12/12/2021 1:36 AM
47.Gate 2004 on SR-Latch.mp413,328 KB12/12/2021 1:36 AM
48.Gate 2014 on counter.mp412,069 KB12/12/2021 1:36 AM
49.Gate 2015 on sequence generation.mp441,128 KB12/12/2021 1:36 AM
5.positive level triggered.m4v40,862 KB12/12/2021 1:36 AM
50.Gate 2015 on bit sequence.mp446,721 KB12/12/2021 1:36 AM
51.Gate 2015 on sequence genetaion.mp438,510 KB12/12/2021 1:36 AM
6.edge triggered.m4v32,201 KB12/12/2021 1:36 AM
7.JK flipflop.mp496,540 KB12/12/2021 1:36 AM
8.T flipflop.mp437,267 KB12/12/2021 1:36 AM
9.D flipflop.mp460,878 KB12/12/2021 1:36 AM